88 lines
3.6 KiB
C
88 lines
3.6 KiB
C
#ifndef DRV_CLK_H_
|
|
#define DRV_CLK_H_
|
|
|
|
#ifdef __cplusplus
|
|
extern "C" {
|
|
#endif
|
|
|
|
#include "stm32f4xx.h"
|
|
#include "kit_macro.h"
|
|
|
|
#define CLOCK_AHB_PRE (1u)
|
|
#define CLOCK_APB1_PRE (4u)
|
|
#define CLOCK_APB2_PRE (2u)
|
|
|
|
#ifdef GD32F450
|
|
#define CLOCK_SYS_FREQ (192000000u)
|
|
#elif defined(GD32F470)
|
|
#define CLOCK_SYS_FREQ (240000000u)
|
|
#else
|
|
#define CLOCK_SYS_FREQ (168000000u)
|
|
#endif
|
|
|
|
#define CLOCK_HCLK_FREQ (CLOCK_SYS_FREQ / CLOCK_AHB_PRE)
|
|
#define CLOCK_PCLK1_FREQ (CLOCK_SYS_FREQ / CLOCK_APB1_PRE)
|
|
#define CLOCK_PCLK2_FREQ (CLOCK_SYS_FREQ / CLOCK_APB2_PRE)
|
|
|
|
#define RCC_AHB1Periph_GPIOA ((uint32_t)0x00000001)
|
|
#define RCC_AHB1Periph_GPIOB ((uint32_t)0x00000002)
|
|
#define RCC_AHB1Periph_GPIOC ((uint32_t)0x00000004)
|
|
#define RCC_AHB1Periph_GPIOD ((uint32_t)0x00000008)
|
|
#define RCC_AHB1Periph_GPIOE ((uint32_t)0x00000010)
|
|
#define RCC_AHB1Periph_GPIOF ((uint32_t)0x00000020)
|
|
#define RCC_AHB1Periph_GPIOG ((uint32_t)0x00000040)
|
|
#define RCC_AHB1Periph_GPIOH ((uint32_t)0x00000080)
|
|
#define RCC_AHB1Periph_GPIOI ((uint32_t)0x00000100)
|
|
#define RCC_AHB1Periph_GPIOJ ((uint32_t)0x00000200)
|
|
#define RCC_AHB1Periph_GPIOK ((uint32_t)0x00000400)
|
|
#define RCC_AHB1Periph_CRC ((uint32_t)0x00001000)
|
|
#define RCC_AHB1Periph_FLITF ((uint32_t)0x00008000)
|
|
#define RCC_AHB1Periph_SRAM1 ((uint32_t)0x00010000)
|
|
#define RCC_AHB1Periph_SRAM2 ((uint32_t)0x00020000)
|
|
#define RCC_AHB1Periph_BKPSRAM ((uint32_t)0x00040000)
|
|
#define RCC_AHB1Periph_SRAM3 ((uint32_t)0x00080000)
|
|
#define RCC_AHB1Periph_CCMDATARAMEN ((uint32_t)0x00100000)
|
|
#define RCC_AHB1Periph_DMA1 ((uint32_t)0x00200000)
|
|
#define RCC_AHB1Periph_DMA2 ((uint32_t)0x00400000)
|
|
#define RCC_AHB1Periph_DMA2D ((uint32_t)0x00800000)
|
|
#define RCC_AHB1Periph_ETH_MAC ((uint32_t)0x02000000)
|
|
#define RCC_AHB1Periph_ETH_MAC_Tx ((uint32_t)0x04000000)
|
|
#define RCC_AHB1Periph_ETH_MAC_Rx ((uint32_t)0x08000000)
|
|
#define RCC_AHB1Periph_ETH_MAC_PTP ((uint32_t)0x10000000)
|
|
#define RCC_AHB1Periph_OTG_HS ((uint32_t)0x20000000)
|
|
#define RCC_AHB1Periph_OTG_HS_ULPI ((uint32_t)0x40000000)
|
|
#define RCC_APB1Periph_PWR ((uint32_t)0x10000000)
|
|
|
|
#define RCC_APB1Periph_I2C1 ((uint32_t)0x00200000)
|
|
#define RCC_APB1Periph_I2C2 ((uint32_t)0x00400000)
|
|
#define RCC_APB1Periph_I2C3 ((uint32_t)0x00800000)
|
|
#define RCC_APB1Periph_CAN1 ((uint32_t)0x02000000)
|
|
#define RCC_APB1Periph_CAN2 ((uint32_t)0x04000000)
|
|
|
|
#define RCC_APB1Periph_SPI2 ((uint32_t)0x00004000)
|
|
#define RCC_APB1Periph_SPI3 ((uint32_t)0x00008000)
|
|
#define RCC_APB2Periph_SPI1 ((uint32_t)0x00001000)
|
|
|
|
#define RCC_APB2Periph_USART1 ((uint32_t)0x00000010)
|
|
#define RCC_APB1Periph_USART2 ((uint32_t)0x00020000)
|
|
#define RCC_APB1Periph_USART3 ((uint32_t)0x00040000)
|
|
#define RCC_APB1Periph_UART4 ((uint32_t)0x00080000)
|
|
#define RCC_APB1Periph_UART5 ((uint32_t)0x00100000)
|
|
#define RCC_APB2Periph_USART6 ((uint32_t)0x00000020)
|
|
typedef enum
|
|
{
|
|
kBspClk_APB1,
|
|
kBspClk_APB2,
|
|
kBspClk_APB3,
|
|
kBspClk_End,
|
|
}BspClkType;
|
|
|
|
void drv_clk_init(void);
|
|
kit_ret_e drv_clk_set_status(BspClkType clk, uint32_t dev);
|
|
kit_ret_e drv_clk_set_system_tick(uint8_t priority, uint16_t period, NoArgFuncCall call);
|
|
#ifdef __cplusplus
|
|
}
|
|
#endif
|
|
|
|
#endif
|